

6 a receiver for receiving signals on the single  
7 communications channel;  
8 processing means for indicating whether the UART  
9 is operating in a full duplex mode of operation; and  
10 receiver control circuitry for disabling [and  
11 enabling] the receiver in response to the indication of a  
12 full duplex mode of operation by the processing means.

C1  
1 <sup>3</sup>/~~13~~. (Amended) The UART of Claim <sup>2</sup>/~~12~~ wherein the  
2 receiver control circuitry further disables [and enables]  
3 the receiver in response to the signal indicating data for  
4 transmission in the means for storing.

C2  
1 <sup>5</sup>/~~15~~. (Amended) The UART of Claim <sup>4</sup>/~~14~~ wherein the  
2 receiver control circuitry disables [and enables] the  
3 receiver in response to signals indicating data stored  
4 within the data store and the FIFO.

E  
C3  
1 <sup>6</sup>/~~17~~. (Amended) The UART of Claim <sup>1</sup>/~~16~~ wherein the  
2 receiver control circuitry further [enables and] disables  
3 the receiver in response to the indication of whether the  
4 receiver enable flag has been set.

C4  
1 <sup>7</sup>/~~18~~. (Amended) An apparatus for providing single  
2 channel communications, comprising:

3 a transmitter for transmitting signals on a  
4 single communications channel;  
5 a receiver for receiving signals on the single  
6 communications channel;  
7 processing means for generating an indication of  
8 at [lease] least one of whether the apparatus is in a full-  
9 duplex mode and whether [the] a receiver enable flag is  
10 set;  
11 means for storing data to be transmitted by the  
12 transmitter, the means for storing generating an indication  
13 when data for transmission is contained therein; and  
14 receiver control circuitry for disabling [and  
15 enabling] the receiver in response to at least one of the  
16 indications of whether the apparatus is in a full duplex  
17 mode, the indication of whether the receiver enable flag is  
18 set and the indication of whether the means for storing  
19 contains data for transmission.

1 <sup>10</sup>/~~21~~. (Amended) A control circuit for a UART,  
2 comprising:  
3 means for receiving at least one of a first  
4 indicator of whether the UART operates in a full-duplex  
5 mode, a second indicator of whether a receiver flag is set,  
6 a third indicator of whether data for transmission is  
7 stored; and

CS  
8 control circuitry for completely disabling a  
9 receiver responsive to at least one of the first, second  
10 and third indicators.~

REMARKS

In response to the Office Action dated October 16, 1997, the Applicant has amended Claims 11, 13, 15, 17, 18 and 21. Thus, Claims 11-21 are now pending in the application. Reconsideration of the claims, as amended, is respectfully requested.

The Examiner rejected Claims 11-21 under 35 U.S.C. § 102b as being anticipated by Hamilton. Applicant respectfully traverses. In particular, the Examiner stated that the Hamilton reference illustrated a processing means for indicating whether a UART was operating in a full duplex mode of operation at column 27, lines 10-20. The Applicant respectfully submits that the cited portion of the reference merely discloses that the digital encryption device has an input/output port capable of full duplex, serial functionality. The reference does not disclose a processing means that provides an indication of whether the UART is operating in a full duplex mode of operation. In fact, there is no indication in the cited reference that the input port is capable of full and half duplex modes of operation. Thus, no means for indicating the mode is needed.

The Examiner also states that the Hamilton reference discloses at Column 52, lines 42-62, receiver control circuitry for disabling and enabling the receiver in response to an indication of the full